Pulse Research Lab logo
View Cart/ Check Out
Register with PRL
Mini Modular Instruments
Bias Tees
Clock Sources
Comparators/Sinewave Converters
Coupling & Termination Modules
Delay Generators
Differential Line
Drivers/Receivers
ECL/PECL Terminators
Fanout Buffers
Frequency Dividers
Logic Level Translators
Long Line Drivers
RF Power Dividers &
Splitters
RF Switches, Scanners & Gates
Signal Conditioning Kits
Variable Output
Pulse Drivers
Small Systems
Prototyping Kits & Adapters
Surface Mount Development Kits
Surface Mount Adapters (Gigadapters)
Gigadapter Motherboards
Breadboard/
Prototyping Kits
Op Amp Proto Kits
Power Sources & Modules
Enclosures & Extrusions
Accessories and Cables
About Us
Ordering Information
FAQ/Support
What's New
Contact Us
Search
Pulse Instruments
Back to Top

PRL-424LV, 1:4 LVDS Fanout Buffer, Universal Differential and TTL Inputs

Basic Lab Tools > Fanout Buffers > PRL-424LV

Applications:

  • LVDS Fanout Buffer
  • Converting Differential NECL/LVPECL/RS422 Signals to LVDS
  • Converting TTL Signals to LVDS
  • High Speed Digital Communications Systems Testing
  • Satellite Telemetry/Ground Station System Integration

PRL-424LV, Qty:   @ $765/ea.

Features:

  • fmax > 1.25 GHz for LVDS/NECL/LVPECL inputs, > 300 MHz for TTL input
  • 500 ps Typical Output Rise & Fall Times
  • Floating 100 Ω Universal Differential Inputs Accept LVDS, LVPECL, NECL, or RS422 Inputs
  • Separate TTL input (1 V minimum) Logically ORed with the Floating Differential Inputs
  • 4 Pairs of Complementary 50 Ω LVDS Outputs
  • SMA Connectors for LVDS/LVPECL/NECL Inputs, BNC Connectors for TTL Input
  • SMA Output Connectors
  • Self-contained 1.3 x 2.9 x 5-in. unit includes ±8.5V/1.4A AC/DC Adapter

Description:

The PRL-424LV is a 1:4 fanout, complementary output, LVDS line driver. It has a floating 100 Ω universal differential input suitable for accepting LVDS, LVPECL, NECL, or RS422 signals.(1) It also has a logically ORed, 50 Ω TTL input with a minimum 1 V triggering threshold. The PRL-424 high speed fanout line driver facilitates testing of high speed digital communications circuits and distribution of satellite signals.

The floating differential input accepts differential LVDS, LVPECL, NECL, RS422, or any 75 mV minimum differential signal within the window of -2 V to +3 V (option -01 has an input voltage range from -2.4 V to +4 V, and will accept 5 V PECL signals). When driven by LVPECL or NECL inputs, these signals must have internal 150 Ω or 200 Ω pull down resistors, respectively(1). The PRL-424 differential input is compatible with all LVPECL or NECL output signals from the PRL family of products. The connectors for the universal differential input are SMA, and that for the TTL input is BNC. All output connectors are SMA.

The four pairs of complementary outputs are 50 Ω back-terminated and are designed for driving floating 100 Ω loads, normally the configuration used in LVDS input circuits. The output swing is typically 600 mV with a common mode voltage of 1.2 V.

The PRL-424 is supplied with a ±8.5 V/1.4 A AC/DC Adapter and housed in a 1.3 x 2.9 x 5-in. extruded aluminum enclosure. Available accessories include voltage distribution modules and brackets for mounting multiple units.

(1) A related model, the PRL-424NLV, has a true NECL input terminated into 50 Ω/-2 V, and can accept single-ended or differential NECL signals that do not have internal pull-downs.

Detail | Diagram | Specifications | Datasheet